## Chapter 2

## Instructions: Language of the Computer

## Instruction Set

The repertoire of instructions of a computer
Different computers have different instruction sets

- But with many aspects in common

Early computers had very simple instruction sets

- Simplified implementation

Many modern computers also have simple instruction sets

## The MIPS Instruction Set

Used as the example throughout the book Stanford MIPS commercialized by MIPS Technologies (www.mips.com)
Large share of embedded core market

- Applications in consumer electronics, network/storage equipment, cameras, printers, ...
Typical of many modern ISAs


## Arithmetic Operations

Add and subtract, three operands

- Two sources and one destination add a, b, c \# a gets b + c All arithmetic operations have this form Design Principle 1: Simplicity favours regularity
- Regularity makes implementation simpler
- Simplicity enables higher performance at lower cost


## Arithmetic Example

C code:
f = ( $\mathrm{g}+\mathrm{h}$ ) - (i + j);
Compiled MIPS code:
add t0, g, h \# temp t0 $=\mathrm{g}+\mathrm{h}$
add t1, i, j \# temp t1 = i + j
sub f, t0, t1 \# f = t0 - t1

## Register Operands

Arithmetic instructions use register operands
MIPS has a $32 \times 32$-bit register file

- Use for frequently accessed data
- Numbered 0 to 31
- 32-bit data called a "word"

Assembler names

- \$t0, \$t1, ..., \$t9 for temporary values
- \$s0, \$s1, ..., \$s7 for saved variables

Design Principle 2: Smaller is faster

- c.f. main memory: millions of locations


## Register Operand Example

C code:
$\mathrm{f}=(\mathrm{g}+\mathrm{h})$ - (i + j$)$;

- $\mathrm{f}, \ldots, \mathrm{j}$ in \$s0, ..., \$s4

Compiled MIPS code:
add \$t0, \$s1, \$s2
add \$t1, \$s3, \$s4
sub \$s0, \$t0, \$t1

## Memory Operands

Main memory used for composite data

- Arrays, structures, dynamic data

To apply arithmetic operations

- Load values from memory into registers
- Store result from register to memory

Memory is byte addressed

- Each address identifies an 8-bit byte

Words are aligned in memory

- Address must be a multiple of 4

MIPS is Big Endian

- Most-significant byte at least address of a word
- c.f. Little Endian: least-significant byte at least address


## Memory Operand Example 1

C code:
$\mathrm{g}=\mathrm{h}+\mathrm{A}[8]$;

- g in $\$ \mathrm{~s} 1, \mathrm{~h}$ in $\$ \mathrm{~s} 2$, base address of A in $\$ \mathrm{~s} 3$

Compiled MIPS code:

- Index 8 requires offset of 32 4 bytes per word
1w \$t0, 32(\$s3) \# load word add \$s1, \$s2, \$t0
offset
base register


## Memory Operand Example 2

C code:
A[12] = h + A[8];

- h in \$s2, base address of A in \$s3

Compiled MIPS code:

- Index 8 requires offset of 32

1w \$t0, 32(\$s3) \# load word add \$t0, \$s2, \$t0
sw \$t0, 48(\$s3) \# store word

## Registers vs. Memory

Registers are faster to access than memory
Operating on memory data requires loads and stores

- More instructions to be executed

Compiler must use registers for variables as much as possible

- Only spill to memory for less frequently used variables
- Register optimization is important!


## Immediate Operands

Constant data specified in an instruction addi \$s3, \$s3, 4
No subtract immediate instruction

- Just use a negative constant addi \$s2, \$s1, -1
Design Principle 3: Make the common case fast
- Small constants are common
- Immediate operand avoids a load instruction


## The Constant Zero

MIPS register 0 (\$zero) is the constant 0

- Cannot be overwritten

Useful for common operations

- E.g., move between registers add \$t2, \$s1, \$zero


## Unsigned Binary Integers

Given an n-bit number

$$
x=x_{n-1} 2^{n-1}+x_{n-2} 2^{n-2}+\cdots+x_{1} 2^{1}+x_{0} 2^{0}
$$

Range: 0 to $+2^{n}-1$
Example

- $00000000000000000000000000001011_{2}$
$=0+\ldots+1 \times 2^{3}+0 \times 2^{2}+1 \times 2^{1}+1 \times 2^{0}$
$=0+\ldots+8+0+2+1=11_{10}$
Using 32 bits
- 0 to $+4,294,967,295$


## 2s-Complement Signed Integers

Given an n-bit number

$$
x=-x_{n-1} 2^{n-1}+x_{n-2} 2^{n-2}+\cdots+x_{1} 2^{1}+x_{0} 2^{0}
$$

Range: $-2^{n-1}$ to $+2^{n-1}-1$
Example

$$
=\begin{aligned}
& 11111111111111111111111111111100_{2} \\
= & -1 \times 2^{31}+1 \times 2^{30}+\ldots+1 \times 2^{2}+0 \times 2^{1}+0 \times 2^{0} \\
& =-2,147,483,648+2,147,483,644=-4_{10}
\end{aligned}
$$

Using 32 bits
= -2,147,483,648 to +2,147,483,647

## 2s-Complement Signed Integers

Bit 31 is sign bit

- 1 for negative numbers
- 0 for non-negative numbers
$-\left(-2^{n-1}\right)$ can't be represented
Non-negative numbers have the same unsigned and 2 s -complement representation
Some specific numbers
- 0: 00000000 ... 0000
- -1: 11111111 ... 1111
- Most-negative: 10000000 ... 0000
- Most-positive: 01111111 ... 1111


## Signed Negation

## Complement and add 1

- Complement means $1 \rightarrow 0,0 \rightarrow 1$

$$
\begin{aligned}
& x+\bar{x}=1111 \ldots 111_{2}=-1 \\
& \bar{x}+1=-x
\end{aligned}
$$

Example: negate +2

- +2 = $00000000 \ldots 0010_{2}$
- $-2=11111111 \ldots 1101_{2}+1$
$=11111111 \ldots 1_{110_{2}}$

Chapter 2 - Instructions: Language of the Computer - 17

## Sign Extension

Representing a number using more bits

- Preserve the numeric value

In MIPS instruction set

- addi: extend immediate value
- 1b, 1 h : extend loaded byte/halfword
- beq, bne: extend the displacement

Replicate the sign bit to the left

- c.f. unsigned values: extend with 0s

Examples: 8-bit to 16-bit

- +2: 00000010 => 0000000000000010
- -2: 11111110 => 1111111111111110


## Representing Instructions

Instructions are encoded in binary

- Called machine code

MIPS instructions

- Encoded as 32-bit instruction words
- Small number of formats encoding operation code (opcode), register numbers, ...
- Regularity!


## Register numbers

- \$t0 - \$t7 are reg's 8-15
- \$t8 - \$t9 are reg's 24 - 25
- \$s0 - \$s7 are reg's 16 - 23

\section*{| MIPS R-format Instructions <br> | op | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |}

## Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)


## R-format Example

| op | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

add \$t0, \$s1, \$s2

| special | $\$ s 1$ | $\$ s 2$ | $\$ t 0$ | 0 | add |
| :--- | :--- | :--- | :--- | :--- | :--- |


| 0 | 17 | 18 | 8 | 0 | 32 |
| :--- | :--- | :--- | :--- | :--- | :--- |


| 000000 | 10001 | 10010 | 01000 | 00000 | 100000 |
| :--- | :--- | :--- | :--- | :--- | :--- |

$00000010001100100100000000100000_{2}=02324020_{16}$

Chapter 2 - Instructions: Language of the Computer - 21

## Hexadecimal

Base 16

- Compact representation of bit strings
- 4 bits per hex digit

| 0 | 0000 | 4 | 0100 | 8 | 1000 | c | 1100 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 1 | 0001 | 5 | 0101 | 9 | 1001 | d | 1101 |
| 2 | 0010 | 6 | 0110 | a | 1010 | e | 1110 |
| 3 | 0011 | 7 | 0111 | b | 1011 | f | 1111 |

Example: eca8 6420

- 11101100101010000110010000100000


## MIPS I-format Instructions

| op | rs | rt | constant or address |
| :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 16 bits |

Immediate arithmetic and load/store instructions

- rt: destination or source register number
- Constant: $-2^{15}$ to $+2^{15}-1$
- Address: offset added to base address in rs

Design Principle 4: Good design demands good compromises

- Different formats complicate decoding, but allow 32-bit instructions uniformly
- Keep formats as similar as possible


## Machine Code

> What is the machine code of the following instruction:

- sub \$t0, t1, \$t2
What is the assembly language statement to this machine instruction:
- 00af8020 ${ }_{16}$


## Logical Operations

Instructions for bitwise manipulation

| Operation | C | Java | MIPS |
| :---: | :---: | :---: | :---: |
| Shift left | $\ll$ | $\ll$ | s11 |
| Shift right | $\gg$ | $\gg$ | sr1 |
| Bitwise AND | $\&$ | $\&$ | and, andi |
| Bitwise OR | l | l | or, ori |
| Bitwise NOT | $\sim$ | $\sim$ | nor |

## Useful for extracting and inserting groups of bits in a word

## | Shift Operations

| op | rs | rt | rd | shamt | funct |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

shamt: how many positions to shift
Shift left logical

- Shift left and fill with 0 bits
- s 11 by $i$ bits multiplies by $2^{i}$

Shift right logical

- Shift right and fill with 0 bits
- sr1 by $i$ bits divides by $2^{i}$ (unsigned only)


## AND Operations

Useful to mask bits in a word

- Select some bits, clear others to 0 and \$t0, \$t1, \$t2



## OR Operations

## Useful to include bits in a word

- Set some bits to 1 , leave others unchanged
or \$t0, \$t1, \$t2



## NOT Operations

Useful to invert bits in a word

- Change 0 to 1 , and 1 to 0

MIPS has NOR 3-operand instruction

- a NOR b == NOT ( a OR b )
nor \$t0, \$t1, \$zero Register 0: always read as zero
\$t1 00000000000000000011110000000000
\$t0 11111111111111111100001111111111


## Conditional Operations

Branch to a labeled instruction if a condition is true

- Otherwise, continue sequentially
beq rs, rt, L1
- if (rs == rt) branch to instruction labeled L1;
bne rs, rt, L1
- if (rs != rt) branch to instruction labeled L1;
j L1
- unconditional jump to instruction labeled L1


## Compiling If Statements

C code:
if (i==j) f = g+h;
else $\mathrm{f}=\mathrm{g}$-h;

- f, g, ... in \$s0, \$s1, ...

Compiled MIPS code:


E1se: sub \$s0, \$s1, \$s2
Exit:
Assembler calculates addresses

Chapter 2 - Instructions: Language of the Computer - 32

## Compiling Loop Statements

C code:
while (save[i] == k) i += 1;
. i in \$s3, kin \$s5, address of save in \$s6 Compiled MIPS code:
Loop:

| sl1 | $\$ t 1$ |
| :--- | :--- |
| add | $\$ t 1$ |
| $1 w$ | $\$ t 0$ |
| bne | $\$ t 0$ |
| addi | $\$$ s3 |
| $j$ | Loo |

Exit: ...

## More Conditional Operations

Set result to 1 if a condition is true

- Otherwise, set to 0
slt rd, rs, rt
- if ( $r s<r t$ ) rd = 1; else rd=0;
slti rt, rs, constant
- if (rs < constant) rt = 1 ; else rt = 0 ;

Use in combination with beq, bne
slt \$t0, \$s1, \$s2 \# if (\$s1 < \$s2) bne \$t0, \$zero, L \# branch to L

## Branch Instruction Design

Why not b7t, bge, etc?
Hardware for $<, \geq$,.. slower than $=, \neq$

- Combining with branch involves more work per instruction, requiring a slower clock
- All instructions penalized!
beq and bne are the common case
This is a good design compromise


## Signed vs. Unsigned

## Signed comparison: s7t, s7ti

Unsigned comparison: sltu, sltui
Example

- $\$ s 0=11111111111111111111111111111111$
- \$s1 = 00000000000000000000000000000001
- slt \$t0, \$s0, \$s1 \# signed
$-1<+1 \Rightarrow \$ \mathrm{t} 0=1$
- sltu \$t0, \$s0, \$s1 \# unsigned
$+4,294,967,295>+1 \Rightarrow \$ t 0=0$


## Procedure Calling

## Steps required

1. Place parameters in registers
2. Transfer control to procedure
3. Acquire storage for procedure
4. Perform procedure's operations
5. Place result in register for caller
6. Return to place of call

## Register Usage

\$a0 - \$a3: arguments (reg's 4-7)
\$v0, \$v1: result values (reg's 2 and 3)
\$t0 - \$t9: temporaries

- Can be overwritten by callee
\$s0 - \$s7: saved
- Must be saved/restored by callee
\$gp: global pointer for static data (reg 28)
\$sp: stack pointer (reg 29)
\$fp: frame pointer (reg 30)
\$ra: return address (reg 31)


## Procedure Call Instructions

Procedure call: jump and link
jal ProcedureLabe1

- Address of following instruction put in \$ra
- Jumps to target address

Procedure return: jump register
jr \$ra

- Copies \$ra to program counter
- Can also be used for computed jumps
e.g., for case/switch statements


## Leaf Procedure Example

C code:
int leaf_example (int g, h, i, j)
\{ int f;
$f=(g+h)-(i+j) ;$
return f;
\}

- Arguments g, ..., j in \$a0, ..., \$a3
- fin \$s0 (hence, need to save \$s0 on stack)
- Result in \$v0


## Leaf Procedure Example

MIPS code:

| eaf_example: |  |
| :---: | :---: |
| addi | \$sp, \$sp, -4 |
| sw | \$s0, 0(\$sp) |
| add | \$t0, \$a0, \$a1 |
| add | \$t1, \$a2, \$a3 |
| sub | \$s0, \$t0, \$t1 |
| add | \$v0, \$s0, \$zer |
| 1w | \$s0, 0(\$sp) |
| addi | \$sp, \$sp, |
| jr | \$ra |

Save \$s0 on stack

Procedure body

Result

Restore \$s0

Return

## Local Data on the Stack



Low address a.

b.

c.

Local data allocated by callee

- e.g., C automatic variables

Procedure frame (activation record)

- Used by some compilers to manage stack storage


## Memory Layout

Text: program code

## Static data: global

 variables- e.g., static variables in C, constant arrays and strings
- \$gp initialized to address allowing $\pm$ offsets into this segment
Dynamic data: heap

- E.g., malloc in C, new in Java
Stack: automatic storage


## Character Data

## Byte-encoded character sets

- ASCII: 128 characters

95 graphic, 33 control

- Latin-1: 256 characters

ASCII, +96 more graphic characters
Unicode: 32-bit character set

- Used in Java, C++ wide characters, ...
- Most of the world's alphabets, plus symbols


## Byte/Halfword Operations

Could use bitwise operations
MIPS byte/halfword load/store

- String processing is a common case 1b rt, offset(rs) 1h rt, offset(rs)
- Sign extend to 32 bits in rt

1bu rt, offset(rs) 1hu rt, offset(rs)

- Zero extend to 32 bits in rt
sb rt, offset(rs) sh rt, offset(rs)
- Store just rightmost byte/halfword


## String Copy Example

C code (naïve):
Null-terminated string
void strcpy (char $x[]$, char $y[])$
\{ int i;
i = 0;
while ( $(x[i]=y[i])!=' \backslash 0 ')$

$$
\text { i }+=1 \text {; }
$$

\}

- Addresses of $\mathrm{x}, \mathrm{y}$ in \$a0, \$a1
- i in \$s0


## String Copy Example

MIPS code:

| strcpy: |  |  |
| :---: | :---: | :---: |
| addi | \$sp, \$sp, -4 | \# adjust stack for 1 item |
| sw | \$s0, 0(\$sp) | \# save \$s0 |
| add | \$s0, \$zero, \$zero \# i = 0 |  |
| L1: add | \$t1, \$s0, \$a1 | \# addr of y[i] in \$t1 |
|  | \$t2, 0(\$t1) | \# \$t2 = y[i] |
| add | \$t3, \$s0, \$a0 | \# addr of $x[i]$ in \$t3 |
| sb | \$t2, 0(\$t3) | \# $x[i]=y[i]$ |
| beq | \$t2, \$zero, L2 | \# exit loop if y[i] == 0 |
| addi | \$s0, \$s0, 1 | \# i = i + 1 |
| j |  | \# next iteration of loop |
| L2: 7w | \$s0, 0(\$sp) | \# restore saved \$s0 |
| addi | \$sp, \$sp, 4 | \# pop 1 item from stack |
| jr | \$ra | \# and return |

## 32-bit Constants

Most constants are small

- 16-bit immediate is sufficient

For the occasional 32-bit constant
lui rt, constant

- Copies 16-bit constant to left 16 bits of rt
- Clears right 16 bits of rt to 0
lui \$s0, 61
00000000011111010000000000000000
ori $\$$ s0, $\$$ s0, 230400000000011111010000100100000000

Chapter 2 - Instructions: Language of the Computer - 52

## Branch Addressing

## Branch instructions specify

- Opcode, two registers, target address

Most branch targets are near branch

- Forward or backward

| op | rs | rt | constant or address |
| :---: | :---: | :---: | :---: |
| 6 bits 5 bits | 5 bits | 16 bits |  |

PC-relative addressing

- Target address = PC + offset $\times 4$
- PC already incremented by 4 by this time


## Jump Addressing

Jump (j and ja1) targets could be anywhere in text segment

- Encode full address in instruction

| op | address |
| :---: | :---: |
| 6 bits | 26 bits |

(Pseudo)Direct jump addressing

- Target address $=\mathrm{PC}_{31 \ldots 28}$ : $($ address $\times 4)$


## Target Addressing Example

Loop code from earlier example

- Assume Loop at location 80000



## Branching Far Away

## If branch target is too far to encode with 16-bit offset, assembler rewrites the code

 Examplebeq \$s0,\$s1, L1
$\downarrow$
bne \$s0,\$s1, L2
j L1
L2: ...

## Addressing Mode Summary



## Translation and Startup



Chapter 2 - Instructions: Language of the Computer - 60

## Concluding Remarks

Design principles

1. Simplicity favors regularity
2. Smaller is faster
3. Make the common case fast
4. Good design demands good compromises

Layers of software/hardware

- Compiler, assembler, hardware

MIPS: typical of RISC ISAs

- c.f. x86


## REVISION

## Logical Operators

Logical operators

- Allows for forming more complex conditions
- Combines simple conditions

Java logical operators

- \&\& (conditional AND)
- || (conditional OR)
- \& (boolean logical AND)
- | (boolean logical inclusive OR)
- $\wedge \quad$ (boolean logical exclusive OR)
- ! (logical NOT)


## Logical Operators (Cont.)

Conditional AND (\&\&) Operator

- Consider the following if statement
if ( gender == FEMALE \&\& age >= 65 ) ++seniorFemales;
- Combined condition is true
- if and only if both simple conditions are true
- Combined condition is false
if either or both of the simple conditions are false
\&\& (conditional AND) operator truth table.

| expression1 | expression2 | expression1 \&\& expression2 |
| :--- | :--- | :--- |
| false | false | False |
| fa1se | true | False |
| true | false | False |
| true | true | True |

## Logical Operators (Cont.)

Conditional OR (| |) Operator

- Consider the following if statement

if ( ( semesterAverage >= 90 ) || ( finalexam >= 90 )) System.out.println( "Student grade is A");

- Combined condition is true
if either or both of the simple condition are true
- Combined condition is false
if both of the simple conditions are false
|| (conditional OR) operator truth table.

| expression1 | expression2 | expression1 \|| expression2 |
| :--- | :--- | :--- |
| false | false | false |
| fa1se | true | true |
| true | false | true |
| true | true | true |

## Logical Operators (Cont.)

Short-Circuit Evaluation of Complex Conditions

- Parts of an expression containing \&\& or || operators are evaluated only until it is known whether the condition is true or false
- E.g., ( gender == female ) \&\& ( age >= 65 ) Stops immediately if gender is not equal to FEMALE


## Common Programming Error

In expressions using operator $\& \&$, a conditionwe will call this the dependent condition-may require another condition to be true for the evaluation of the dependent condition to be meaningful. In this case, the dependent condition should be placed after the other condition, or an error might occur. For example, in the expression ( $\mathrm{i}!=0$ ) \& ( 10 / $i==2$ ), the second condition must appear after the first condition, or a divide-by-zero error might occur.

## Logical Operators (Cont.)

Boolean Logical AND (\&) Operator

- Works identically to \&\&
- Except \& always evaluate both operands

Boolean Logical OR (I) Operator

- Works identidally to ||
- Except \| always evaluate both operands


## Logical Operators (Cont.)

Boolean Logical Exclusive OR (^)

- One of its operands is true and the other is false
Evaluates to true
- Both operands are true or both are false Evaluates to false

Logical Negation (!) Operator

- Unary operator
$\wedge$ (boolean logical exclusive OR) operator truth table.
expression1 expression2 expression1 ^ expression2
false
false true true
false true false true
false true true false
(logical negation, or logical NOT) operator truth table.

| expression | !expression |
| :--- | :--- |
| false | true |
| true | false |

